Part Number Hot Search : 
0505S U08A60PT 6X124 URF1660 PB61CA C1455 072AC MIHW1003
Product Description
Full Text Search
 

To Download 74HCT74N Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1. general description the 74hc74 and 74hct74 are dual positive edge triggered d-type flip-flop. they have individual data (nd), clock (ncp), set (ns d) and reset (nr d) inputs, and complementary nq and nq outputs. data at the nd-input, that meets the set-up and hold time requirements on the low-to-high clock transiti on, is stored in the flip-flop and appears at the nq output. schmitt-trigger action in the clo ck input, makes the circuit highly tolerant to slower clock rise and fall times. inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of v cc . 2. features and benefits ? input levels: ? for 74hc74: cmos level ? for 74hct74: ttl level ? symmetrical output impedance ? low power dissipation ? high noise immunity ? balanced propagation delays ? specified in compliance with jedec standard no. 7a ? esd protection: ? hbm jesd22-a114f exceeds 2000 v ? mm jesd22-a115-a exceeds 200 v ? multiple package options ? specified from ? 40 ? cto+85 ? c and from ? 40 ? cto+125 ? c 3. ordering information 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger rev. 4 ? 27 august 2012 product data sheet table 1. ordering information type number package temperature range name description version 74hc74n ? 40 ? c to +125 ? c dip14 plastic dual in-line package; 14 leads (300 mil) sot27-1 74HCT74N 74hc74d ? 40 ? c to +125 ? c so14 plastic small outline package; 14 leads; body width 3.9 mm sot108-1 74hct74d 74hc74db ? 40 ? c to +125 ? c ssop14 plastic shrink small outline package; 14 leads; body width 5.3 mm sot337-1 74hct74db
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 2 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 4. functional diagram 74hc74pw ? 40 ? c to +125 ? c tssop14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm sot402-1 74hct74pw 74hc74bq ? 40 ? c to +125 ? c dhvqfn14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 ? 3 ? 0.85 mm sot762-1 74hct74bq table 1. ordering information ?continued type number package temperature range name description version fig 1. logic symbol fig 2. iec logi c symbol fig 3. functional diagram mna418 rd ff sd 410 q 1q 2q 1q 2q 5 9 2 12 3 11 6 8 q 1sd cp 2cp 1cp 2d 1d d 2sd 113 1rd 2rd mna419 6 3 2 c1 4 s 1d 1 r 5 8 11 12 c1 10 s 1d 13 r 9 rd ff sd 4 q 1q 1q 5 2 3 6 q 1sd cp 1cp 1d d 1 1rd mna420 rd ff sd 10 q 2q 2q 9 12 11 8 q 2sd cp 2cp 2d d 13 2rd fig 4. logic diagram for one flip-flop mna421 sd cp rd d c c q c c c c c c q c c
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 3 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 5. pinning information 5.1 pinning 5.2 pin description (1) this is not a supply pin. the substrate is attached to this pad using conductive die attach material. there is no electrical or mechani cal requirement to solder this pad. however, if it is soldered, the solder land should remain floating or be connected to gnd. fig 5. pin configuration for dip14, so14 and (t)ssop14 fig 6. pin conf iguration for dhvqfn14              
  

 
                  ! 


          "#  
                $ % &' table 2. pin description symbol pin description 1r d 1 asynchronous reset-direct input (active low) 1d 2 data input 1cp 3 clock input (low-to-high, edge-triggered) 1s d 4 asynchronous set-direct input (active low) 1q 5 output 1q 6 complement output gnd 7 ground (0 v) 2q 8 complement output 2q 9 output 2s d 10 asynchronous set-direct input (active low) 2cp 11 clock input (low-to-high, edge-triggered) 2d 12 data input 2r d 13 asynchronous reset-direct input (active low) v cc 14 supply voltage
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 4 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 6. functional description [1] h = high voltage level; l = low voltage level; x = don?t care. [1] h = high voltage level; l = low voltage level; ? = low-to-high transition; q n+1 = state after the next low-to-high cp transition; x = don?t care. 7. limiting values [1] for dip14 package: p tot derates linearly with 12 mw/k above 70 ? c. for so14 package: p tot derates linearly with 8 mw/k above 70 ? c. for (t)ssop14 packages: p tot derates linearly with 5.5 mw/k above 60 ? c. for dhvqfn14 packages: p tot derates linearly with 4.5 mw/k above 60 ? c. table 3. function table [1] input output ns d nr d ncp nd nq nq l hxxhl hl xxl h l l xxhh table 4. function table [1] input output ns d nr d ncp nd nq n+1 nq n+1 hh? llh hh? hhl table 5. limiting values in accordance with the absolute maximum rating system (iec 60134). voltages are referenced to gnd (ground = 0 v). symbol parameter conditions min max unit v cc supply voltage ? 0.5 +7 v i ik input clamping current v i < ? 0.5 v or v i >v cc +0.5 v - ? 20 ma i ok output clamping current v o < ? 0.5 v or v o >v cc +0.5v - ? 20 ma i o output current v o = ? 0.5 v to (v cc +0.5v) - ? 25 ma i cc supply current - +100 ma i gnd ground current ? 100 - ma t stg storage temperature ? 65 +150 ?c p tot total power dissipation dip14 package [1] - 750 mw so14, (t)ssop14 and dhvqfn14 packages [1] - 500 mw
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 5 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 8. recommended operating conditions 9. static characteristics table 6. recommended operating conditions voltages are referenced to gnd (ground = 0 v) symbol parameter conditions 74hc74 74hct74 unit min typ max min typ max v cc supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 v v i input voltage 0 - v cc 0-v cc v v o output voltage 0 - v cc 0-v cc v t amb ambient temperature ? 40 +25 +125 ? 40 +25 +125 ?c ? t/ ? v input transition rise and fall rate v cc = 2.0 v - - 625 - - - ns/v v cc = 4.5 v - 1.67 139 - 1.67 139 ns/v v cc = 6.0 v - - 83 - - - ns/v table 7. static characteristics at recommended operating conditions; volt ages are referenced to gnd (ground = 0 v). symbol parameter conditions t amb = ? 40 ?c to +85 ?c t amb = ? 40 ? c to +125 ?c unit min typ [1] max min max 74hc74 v ih high-level input voltage v cc = 2.0 v 1.5 1.2 - 1.5 - v v cc = 4.5 v 3.15 2.4 - 3.15 - v v cc = 6.0 v 4.2 3.2 - 4.2 - v v il low-level input voltage v cc = 2.0 v - 0.8 0.5 - 0.5 v v cc = 4.5 v - 2.1 1.35 - 1.35 v v cc = 6.0 v - 2.8 1.8 - 1.8 v v oh high-level output voltage v i =v ih or v il i o = ? 4.0 ma; v cc = 4.5 v 3.84 4.32 - 3.7 - v i o = ? 5.2 ma; v cc = 6.0 v 5.34 5.81 - 5.2 - v v ol low-level output voltage v i =v ih or v il i o =4.0ma; v cc = 4.5 v - 0.15 0.33 - 0.4 v i o =5.2ma; v cc = 6.0 v - 0.16 0.33 - 0.4 v i i input leakage current v i =v cc or gnd; v cc =6.0v -- ? 1.0 - ? 1.0 ? a i cc supply current v i =v cc or gnd; i o =0a; v cc =6.0v --40 - 80 ? a c i input capacitance 3.5 pf 74hct74 v ih high-level input voltage v cc = 4.5 v to 5.5 v 2.0 1.6 - 2.0 - v v il low-level input voltage v cc = 4.5 v to 5.5 v - 1.2 0.8 - 0.8 v
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 6 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger [1] all typical values are measured at t amb =25 ? c. v oh high-level output voltage v i =v ih or v il ; v cc =4.5v i o = ? 4 ma 3.84 4.32 - 3.7 - v v ol low-level output voltage v i =v ih or v il ; v cc =4.5v i o = 4.0 ma - 0.15 0.33 - 0.4 v i i input leakage current v i =v cc or gnd; v cc =5.5v -- ? 1.0 - ? 1.0 ? a i cc supply current v i =v cc or gnd; i o =0a; v cc =5.5v --40 - 80 ? a ? i cc additional supply current v i =v cc ? 2.1 v; other inputs at v cc or gnd; v cc = 4.5 v to 5.5 v; i o =0a per input pin; nd, nr d inputs - 70 315 - 343 ? a per input pin; ns d, ncp input - 80 360 - 392 ? a c i input capacitance 3.5 pf table 7. static characteristics ?continued at recommended operating conditions; volt ages are referenced to gnd (ground = 0 v). symbol parameter conditions t amb = ? 40 ?c to +85 ?c t amb = ? 40 ? c to +125 ?c unit min typ [1] max min max
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 7 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 10. dynamic characteristics table 8. dynamic characteristics voltages are referenced to gnd (ground = 0 v); c l = 50 pf unless otherwise specified; for test circuit see figure 9 . symbol parameter conditions t amb = ? 40 ? c to +85 ?c t amb = ? 40 ? c to +125 ?c unit min typ [1] max min max 74hc74 t pd propagation delay ncp to nq, nq ; see figure 7 [2] v cc = 2.0 v - 47 220 - 265 ns v cc = 4.5 v - 17 44 - 53 ns v cc =5v; c l =15pf - 14 - - - ns v cc = 6.0 v - 14 37 - 45 ns ns d to nq, nq ; see figure 8 [2] v cc = 2.0 v - 50 250 - 300 ns v cc = 4.5 v - 18 50 - 60 ns v cc =5v; c l =15pf - 15 - - - ns v cc = 6.0 v - 14 43 - 51 ns nr d to nq, nq ; see figure 8 [2] v cc = 2.0 v - 52 250 - 300 ns v cc = 4.5 v - 19 50 - 60 ns v cc =5v; c l =15pf - 16 - - - ns v cc = 6.0 v - 15 43 - 51 ns t t transition time nq, nq ; see figure 7 [3] v cc = 2.0 v - 19 95 - 110 ns v cc = 4.5 v - 7 19 - 22 ns v cc = 6.0 v - 6 16 - 19 ns t w pulse width ncp high or low; see figure 7 v cc = 2.0 v 100 19 - 120 - ns v cc = 4.5 v 20 7 - 24 - ns v cc = 6.0 v 17 6 - 20 - ns ns d, nr d low; see figure 8 v cc = 2.0 v 100 19 - 120 - ns v cc = 4.5 v 20 7 - 24 - ns v cc = 6.0 v 17 6 - 20 - ns t rec recovery time ns d, nr d; see figure 8 v cc = 2.0 v 40 3 - 45 - ns v cc = 4.5 v 8 1 - 9 - ns v cc = 6.0 v 7 1 - 8 - ns
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 8 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger t su set-up time nd to ncp; see figure 7 v cc = 2.0 v 75 6 - 90 - ns v cc = 4.5 v 15 2 - 18 - ns v cc = 6.0 v 13 2 - 15 - ns t h hold time nd to ncp; see figure 7 v cc = 2.0 v 3 ? 6- 3 -ns v cc = 4.5 v 3 ? 2- 3 -ns v cc = 6.0 v 3 ? 2- 3 -ns f max maximum frequency ncp; see figure 7 v cc = 2.0 v 4.8 23 - 4.0 - mhz v cc = 4.5 v 24 69 - 20 - mhz v cc =5v; c l =15pf - 76 - - - mhz v cc = 6.0 v 28 82 - 24 - mhz c pd power dissipation capacitance c l =50pf;f=1 mhz; v i =gndtov cc [4] -24 - - -pf 74hct74 t pd propagation delay ncp to nq, nq ; see figure 7 [2] v cc = 4.5 v - 18 44 - 53 ns v cc =5v; c l =15pf - 15 - - - ns ns d to nq, nq ; see figure 8 [2] v cc = 4.5 v - 23 50 - 60 ns v cc =5v; c l =15pf - 18 - - - ns nr d to nq, nq ; see figure 8 [2] v cc = 4.5 v - 24 50 - 60 ns v cc =5v; c l =15pf - 18 - - - ns t t transition time nq, nq ; see figure 7 [3] v cc = 4.5 v - 7 19 - 22 ns t w pulse width ncp high or low; see figure 7 v cc = 4.5 v 23 9 - 27 - ns ns d, nr d low; see figure 8 v cc = 4.5 v 20 9 - 24 - ns t rec recovery time ns d, nr d; see figure 8 v cc = 4.5 v 8 1 - 9 - ns t su set-up time nd to ncp; see figure 7 v cc = 4.5 v 15 5 - 18 - ns table 8. dynamic characteristics ?continued voltages are referenced to gnd (ground = 0 v); c l = 50 pf unless otherwise specified; for test circuit see figure 9 . symbol parameter conditions t amb = ? 40 ? c to +85 ?c t amb = ? 40 ? c to +125 ?c unit min typ [1] max min max
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 9 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger [1] all typical values are measured at t amb =25 ? c. [2] t pd is the same as t plh and t phl . [3] t t is the same as t thl and t tlh . [4] c pd is used to determine the dynamic power dissipation (p d in ? w). p d =c pd ? v cc 2 ? f i ? n+ ? (c l ? v cc 2 ? f o ) where: f i = input frequency in mhz; f o = output frequency in mhz; c l = output load capacitance in pf; v cc = supply voltage in v; n = number of inputs switching; ? (c l ? v cc 2 ? f o ) = sum of outputs. t h hold time nd to ncp; see figure 7 v cc = 4.5 v 3 ? 3- 3 -ns f max maximum frequency ncp; see figure 7 v cc = 4.5 v 22 54 - 18 - mhz v cc =5v; c l =15pf - 59 - - - mhz c pd power dissipation capacitance c l =50pf;f=1 mhz; v i =gndtov cc - 1.5 v [4] -29 - - -pf table 8. dynamic characteristics ?continued voltages are referenced to gnd (ground = 0 v); c l = 50 pf unless otherwise specified; for test circuit see figure 9 . symbol parameter conditions t amb = ? 40 ? c to +85 ?c t amb = ? 40 ? c to +125 ?c unit min typ [1] max min max
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 10 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 11. waveforms measurement points are given in table 9 . v ol and v oh are typical voltage output levels that occur with the output load. fig 7. input to output propagation delay, output transition time, clock input pulse width and maximum frequency                 
                                
 !
 !
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 11 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger measurement points are given in table 9 . v ol and v oh are typical voltage output levels that occur with the output load. fig 8. set and reset propogation delays, pulse widths and recovery time mna423 t rec t phl t phl t w t plh t plh v m v m v m t w v m v m v i gnd v i gnd nsd input v i gnd nrd input ncp input v oh v ol nq output v oh v ol nq output table 9. measurement points type input output v m v m 74hc74 0.5v cc 0.5v cc 74hct74 1.3 v 1.3 v
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 12 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger test data is given in table 10 . definitions test circuit: r t = termination resistance should be equal to output impedance z o of the pulse generator. c l = load capacitance including jig and probe capacitance. r l = load resistance. s1 = test selection switch. fig 9. test circuit for measuring switching times 001aah768 t w t w t r t r t f v m v i negative pulse gnd v i positive pulse gnd 10 % 90 % 90 % 10 % v m v m v m t f v cc dut r t v i v o c l g table 10. test data type input load test v i t r , t f c l r l 74hc74 v cc 6ns 15pf, 50 pf 1k ? t plh , t phl 74hct74 3v 6ns 15pf, 50 pf 1k ? t plh , t phl
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 13 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 12. package outline fig 10. package outline sot27-1 (dip14) unit a max. 1 2 (1) (1) b 1 cd (1) z ee m h l references outline version european projection issue date iec jedec jeita mm inches dimensions (inch dimensions are derived from the original mm dimensions) sot27-1 99-12-27 03-02-13 a min. a max. b max. w m e e 1 1.73 1.13 0.53 0.38 0.36 0.23 19.50 18.55 6.48 6.20 3.60 3.05 0.254 2.54 7.62 8.25 7.80 10.0 8.3 2.2 4.2 0.51 3.2 0.068 0.044 0.021 0.015 0.77 0.73 0.014 0.009 0.26 0.24 0.14 0.12 0.01 0.1 0.3 0.32 0.31 0.39 0.33 0.087 0.17 0.02 0.13 050g04 mo-001 sc-501-14 m h c (e ) 1 m e a l seating plane a 1 w m b 1 e d a 2 z 14 1 8 7 b e pin 1 index 0 5 10 mm scale note 1. plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. dip14: plastic dual in-line package; 14 leads (300 mil) sot27-1
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 14 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger fig 11. package outline sot108-1 (so14) unit a max. a 1 a 2 a 3 b p cd (1) e (1) (1) eh e ll p qz ywv references outline version european projection issue date iec jedec jeita mm inches 1.75 0.25 0.10 1.45 1.25 0.25 0.49 0.36 0.25 0.19 8.75 8.55 4.0 3.8 1.27 6.2 5.8 0.7 0.6 0.7 0.3 8 0 o o 0.25 0.1 dimensions (inch dimensions are derived from the original mm dimensions) note 1. plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 1.0 0.4 sot108-1 x w m a a 1 a 2 b p d h e l p q detail x e z e c l v m a (a ) 3 a 7 8 1 14 y 076e06 ms-012 pin 1 index 0.069 0.010 0.004 0.057 0.049 0.01 0.019 0.014 0.0100 0.0075 0.35 0.34 0.16 0.15 0.05 1.05 0.041 0.244 0.228 0.028 0.024 0.028 0.012 0.01 0.25 0.01 0.004 0.039 0.016 99-12-27 03-02-19 0 2.5 5 mm scale so14: plastic small outline package; 14 leads; body width 3.9 mm sot108-1
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 15 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger fig 12. package outline sot337-1 (ssop14) unit a 1 a 2 a 3 b p cd (1) e (1) eh e ll p qz ywv references outline version european projection issue date iec jedec jeita mm 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 6.4 6.0 5.4 5.2 0.65 1.25 0.2 7.9 7.6 1.03 0.63 0.9 0.7 1.4 0.9 8 0 o o 0.13 0.1 dimensions (mm are the original dimensions) note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. sot337-1 99-12-27 03-02-19 (1) w m b p d h e e z e c v m a x a y 1 7 14 8 a a 1 a 2 l p q detail x l (a ) 3 mo-150 pin 1 index 0 2.5 5 mm scale ssop14: plastic shrink small outline package; 14 leads; body width 5.3 mm sot337-1 a max. 2
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 16 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger fig 13. package outline sot402-1 (tssop14) unit a 1 a 2 a 3 b p cd (1) e (2) (1) eh e ll p qz ywv references outline version european projection issue date iec jedec jeita mm 0.15 0.05 0.95 0.80 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 0.4 0.3 0.72 0.38 8 0 o o 0.13 0.1 0.2 1 dimensions (mm are the original dimensions) notes 1. plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. plastic interlead protrusions of 0.25 mm maximum per side are not included. 0.75 0.50 sot402-1 mo-153 99-12-27 03-02-18 w m b p d z e 0.25 17 14 8 a a 1 a 2 l p q detail x l (a ) 3 h e e c v m a x a y 0 2.5 5 mm scale tssop14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm sot402-1 a max. 1.1 pin 1 index
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 17 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger fig 14. package outline sot762-1 (dhvqfn14) terminal 1 index area 0.5 1 a 1 e h b unit y e 0.2 c references outline version european projection issue date iec jedec jeita mm 3.1 2.9 d h 1.65 1.35 y 1 2.6 2.4 1.15 0.85 e 1 2 0.30 0.18 0.05 0.00 0.05 0.1 dimensions (mm are the original dimensions) sot762-1 mo-241 - - - - - - 0.5 0.3 l 0.1 v 0.05 w 0 2.5 5 mm scale sot762-1 dhvqfn14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm a (1) max. a a 1 c detail x y y 1 c e l e h d h e e 1 b 26 13 9 8 7 1 14 x d e c b a 02-10-17 03-01-27 terminal 1 index area ac c b v m w m e (1) note 1. plastic or metal protrusions of 0.075 mm maximum per side are not included. d (1)
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 18 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 13. abbreviations 14. revision history table 11. abbreviations acronym description cmos complementary metal oxide semiconductor esd electrostatic discharge hbm human body model mm machine model ttl transistor-transistor logic table 12. revision history document id release date data sheet status change notice supersedes 74hc_hct74 v.4 20120827 product data sheet - 74hc_hct74 v.3 modifications: ? the format of this data sheet has been redesigned to comply with the new identity guidelines of nxp semiconductors. ? legal texts have been adapted to the new company name where appropriate. 74hc_hct74 v.3 20030710 product data sheet - 74hc_hct74_cnv v.2 74hc_hct74_cnv v.2 19980223 product specification - -
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 19 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger 15. legal information 15.1 data sheet status [1] please consult the most recently issued document before initiating or completing a design. [2] the term ?short data sheet? is explained in section ?definitions?. [3] the product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple device s. the latest product status information is available on the internet at url http://www.nxp.com . 15.2 definitions draft ? the document is a draft versi on only. the content is still under internal review and subject to formal approval, which may result in modifications or additions. nxp semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall hav e no liability for the consequences of use of such information. short data sheet ? a short data sheet is an extract from a full data sheet with the same product type number(s) and title. a short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. for detailed and full information see the relevant full data sheet, which is available on request vi a the local nxp semiconductors sales office. in case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. product specification ? the information and data provided in a product data sheet shall define the specification of the product as agreed between nxp semiconductors and its customer , unless nxp semiconductors and customer have explicitly agreed otherwis e in writing. in no event however, shall an agreement be valid in which the nxp semiconductors product is deemed to offer functions and qualities beyond those described in the product data sheet. 15.3 disclaimers limited warranty and liability ? information in this document is believed to be accurate and reliable. however, nxp semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. nxp semiconductors takes no responsibility for the content in this document if provided by an information source outside of nxp semiconductors. in no event shall nxp semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. notwithstanding any damages that customer might incur for any reason whatsoever, nxp semiconductors? aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the terms and conditions of commercial sale of nxp semiconductors. right to make changes ? nxp semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. this document supersedes and replaces all information supplied prior to the publication hereof. suitability for use ? nxp semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an nxp semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. nxp semiconductors and its suppliers accept no liability for inclusion and/or use of nxp semiconducto rs products in such equipment or applications and therefore such inclusion and/or use is at the customer?s own risk. applications ? applications that are described herein for any of these products are for illustrative purpos es only. nxp semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. customers are responsible for the design and operation of their applications and products using nxp semiconductors products, and nxp semiconductors accepts no liability for any assistance with applications or customer product design. it is customer?s sole responsibility to determine whether the nxp semiconductors product is suitable and fit for the customer?s applications and products planned, as well as fo r the planned application and use of customer?s third party customer(s). customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. nxp semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer?s applications or products, or the application or use by customer?s third party customer(s). customer is responsible for doing all necessary testing for the customer?s applic ations and products using nxp semiconductors products in order to av oid a default of the applications and the products or of the application or use by customer?s third party customer(s). nxp does not accept any liability in this respect. limiting values ? stress above one or more limiting values (as defined in the absolute maximum ratings system of iec 60134) will cause permanent damage to the device. limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the recommended operating conditions section (if present) or the characteristics sections of this document is not warranted. constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. terms and conditions of commercial sale ? nxp semiconductors products are sold subject to the gener al terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms , unless otherwise agreed in a valid written individual agreement. in case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. nxp semiconductors hereby expressly objects to applying the customer?s general terms and conditions with regard to the purchase of nxp semiconducto rs products by customer. no offer to sell or license ? nothing in this document may be interpreted or construed as an offer to sell products t hat is open for acceptance or the grant, conveyance or implication of any lic ense under any copyrights, patents or other industrial or intellectual property rights. document status [1] [2] product status [3] definition objective [short] data sheet development this document contains data from the objecti ve specification for product development. preliminary [short] data sheet qualification this document contains data from the preliminary specification. product [short] data sheet production this document contains the product specification.
74hc_hct74 all information provided in this document is subject to legal disclaimers. ? nxp b.v. 2012. all rights reserved. product data sheet rev. 4 ? 27 august 2012 20 of 21 nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger export control ? this document as well as the item(s) described herein may be subject to export control regu lations. export might require a prior authorization from competent authorities. non-automotive qualified products ? unless this data sheet expressly states that this specific nxp semicon ductors product is automotive qualified, the product is not suitable for automotive use. it is neither qualified nor tested in accordance with automotive testing or application requirements. nxp semiconductors accepts no liabili ty for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. in the event that customer uses t he product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without nxp semiconductors? warranty of the product for such automotive applicat ions, use and specifications, and (b) whenever customer uses the product for automotive applications beyond nxp semiconductors? specifications such use shall be solely at customer?s own risk, and (c) customer fully indemnifies nxp semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond nxp semiconductors? standard warranty and nxp semiconduct ors? product specifications. translations ? a non-english (translated) version of a document is for reference only. the english version shall prevail in case of any discrepancy between the translated and english versions. 15.4 trademarks notice: all referenced brands, produc t names, service names and trademarks are the property of their respective owners. 16. contact information for more information, please visit: http://www.nxp.com for sales office addresses, please send an email to: salesaddresses@nxp.com
nxp semiconductors 74hc74; 74hct74 dual d-type flip-flop with set and reset; positive edge-trigger ? nxp b.v. 2012. all rights reserved. for more information, please visit: http://www.nxp.com for sales office addresses, please se nd an email to: salesaddresses@nxp.com date of release: 27 august 2012 document identifier: 74hc_hct74 please be aware that important notices concerning this document and the product(s) described herein, have been included in section ?legal information?. 17. contents 1 general description . . . . . . . . . . . . . . . . . . . . . . 1 2 features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 ordering information . . . . . . . . . . . . . . . . . . . . . 1 4 functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 pinning information . . . . . . . . . . . . . . . . . . . . . . 3 5.1 pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 functional description . . . . . . . . . . . . . . . . . . . 4 7 limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4 8 recommended operating conditions. . . . . . . . 5 9 static characteristics. . . . . . . . . . . . . . . . . . . . . 5 10 dynamic characteristics . . . . . . . . . . . . . . . . . . 7 11 waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 12 package outline . . . . . . . . . . . . . . . . . . . . . . . . 13 13 abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 18 14 revision history . . . . . . . . . . . . . . . . . . . . . . . . 18 15 legal information. . . . . . . . . . . . . . . . . . . . . . . 19 15.1 data sheet status . . . . . . . . . . . . . . . . . . . . . . 19 15.2 definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 15.3 disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 15.4 trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 20 16 contact information. . . . . . . . . . . . . . . . . . . . . 20 17 contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21


▲Up To Search▲   

 
Price & Availability of 74HCT74N

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X